Abstract

In comparison to dense matrices multiplication, sparse matrices multiplication real performance for CPU is roughly 5–100 times lower when expressed in GFLOPs. For sparse matrices, microprocessors spend most of the time on comparing matrices indices rather than performing floating-point multiply and add operations. For 16-bit integer operations, like indices comparisons, computational power of the FPGA significantly surpasses that of CPU. Consequently, this paper presents a novel theoretical study how matrices sparsity factor influences the indices comparison to floating-point operation workload ratio. As a result, a novel FPGAs architecture for sparse matrix-matrix multiplication is presented for which indices comparison and floating-point operations are separated. We also verified our idea in practice, and the initial implementations results are very promising. To further decrease hardware resources required by the floating-point multiplier, a reduced width multiplication is proposed in the case when IEEE-754 standard compliance is not required.

Keywords

MSC

65F50

Cite this article

@article{cai-12039,
  author  = {Ernest Jamro and Tomasz Pabis and Paweł Russek and Kazimierz Wiatr},
  title   = {The Algorithms for FPGA Implementation of Sparse Matrices Multiplication},
  journal = {Computing and Informatics},
  volume  = {33},
  number  = {3},
  pages   = {667--684},
  year    = {2014},
  issn    = {1335-9150},
  url     = {https://cai.type.sk/content/2014/3/the-algorithms-for-fpga-implementation-of-sparse-matrices-multiplication/}
}
Download .bib