Abstract

New hardware FPGA implementations for the efficient computations of division, natural logarithm and exponential function are proposed. The proposed implementations use generic floating-point adder and multiplier with small additional resources that are shared to compute more frequently used multiply and accumulate operations. Hardware sharing improved the resource utilization. The time of the computation has been reduced to only 6 clock cycles when the natural logarithm and exponential function are calculated. The division is calculated in 5 clock cycles. They are designed as technology independent high throughput computing cores with minimized memory requirements which can be used in higher numbers to significantly increased calculation speed in spectral processing. A new universal arithmetic floating-point unit is also proposed.

Keywords

MSC

65D20, 33F05, 68Q25, 68W25

Cite this article

@article{cai-3557,
  author  = {Peter Malík},
  title   = {Dedicated Hardware for Complex Mathematical Operations},
  journal = {Computing and Informatics},
  volume  = {35},
  number  = {6},
  pages   = {1438--1466},
  year    = {2016},
  issn    = {1335-9150},
  url     = {https://cai.type.sk/content/2016/6/dedicated-hardware-for-complex-mathematical-operations/}
}
Download .bib