Abstract

Energy dissipation is a prominent factor for the very large scale integrated circuit (VLSI). The reversible logic-based circuit was capable to compute the logic without energy dissipation. Accordingly, reversible circuits are an emerging domain of research based on the low value of energy dissipation. At nano-level design, the critical factor in the logic computing paradigm is the fault. The proposed methodology of fault coverage is powerful for testability. In this article, we target three factors such as fault tolerance, fault coverage and fault detection in the reversible KMD Gates. Our analysis provides good evidence that the minimum test vector covers the 100

Keywords

Cite this article

@article{cai-5124,
  author  = {Kamaraj Arunachalam and Marichamy Perumalsamy and Kaviyashri K. Ponnusamy},
  title   = {Fault Tolerance in Reversible Logic Circuits and Quantum Cost Optimization},
  journal = {Computing and Informatics},
  volume  = {39},
  number  = {5},
  pages   = {1099--1116},
  year    = {2020},
  issn    = {1335-9150},
  doi     = {10.31577/cai_2020_5_1099}
}
Download .bib